Rules | Recent posts | topic RSS | Search | Register  | Log in

Logic synthesis, regarding area

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
engr



Joined: 28 Jul 2008
Posts: 26


Post27 Aug 2008 12:58   Logic synthesis, regarding area

Hi All,

If i see the area report after compiling the design, report showing the , area information about each cell and each sub design and area of combo logic and area of seq logic.

I didnt understand, what this area means, is it the physical area ? i cant able to visualize what this area means.
pls give me more elaborative explantion

Thanks in advance
Back to top
avimit



Joined: 16 Nov 2005
Posts: 415
Helped: 68
Location: Fleet, UK


Post27 Aug 2008 14:31   Re: Logic synthesis, regarding area

Yest it is the physical area represented in terms of library units. Each cell in library has its area defined in .db file. Synopsys dc adds up the area consumed by each cell to give total combi and sequential area in its report.
Hope it helps
Kr,
Avi
Back to top
engr



Joined: 28 Jul 2008
Posts: 26


Post27 Aug 2008 17:53   Logic synthesis, regarding area

Thanks avimit,

It means, that much area taking at final layout ?
Back to top
jbeniston



Joined: 05 May 2005
Posts: 85
Helped: 8


Post28 Aug 2008 0:08   Re: Logic synthesis, regarding area

engr wrote:
It means, that much area taking at final layout ?

Area after layout will be bigger, due to the P&R tool not being able to utilise 100% of die area. E.g. typically utilisation will only be 80%.
Back to top
ljxpjpjljx



Joined: 05 May 2008
Posts: 210
Helped: 4
Location: Shang Hai


Post28 Aug 2008 3:55   Re: Logic synthesis, regarding area

each EDA tool has its own database!
Back to top
ASIC_intl



Joined: 18 Jan 2008
Posts: 199


Post04 Sep 2008 13:08   Re: Logic synthesis, regarding area

IN the library each cell has an area of value 6.0, 4.4 etc .What are these values? What do these values signify?
Back to top
jbeniston



Joined: 05 May 2005
Posts: 85
Helped: 8


Post04 Sep 2008 16:54   Re: Logic synthesis, regarding area

ASIC_intl wrote:
IN the library each cell has an area of value 6.0, 4.4 etc .What are these values? What do these values signify?

Area in um^2, probably.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap