Rules | Recent posts | topic RSS | Search | Register  | Log in

some question about LDO output capacitor

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
leebluer



Joined: 20 Apr 2004
Posts: 60
Helped: 2


Post26 Aug 2008 10:41   some question about LDO output capacitor

In papers, bigger output capacitor is used to achieve better Transient Character of LDO, most bigger than 2.2uF.
But in some product Application Notes, only 0.1uF output capacitor is enough for LDO. Is there any other structure? I have no idea about it.
If possible, please help me figure out.

Thanks in advance
Back to top
quaternion



Joined: 12 Nov 2006
Posts: 201
Helped: 11
Location: Cairo , Egypt


Post26 Aug 2008 16:13   Re: some question about LDO output capacitor

leebluer wrote:
In papers, bigger output capacitor is used to achieve better Transient Character of LDO, most bigger than 2.2uF.
But in some product Application Notes, only 0.1uF output capacitor is enough for LDO. Is there any other structure? I have no idea about it.
If possible, please help me figure out.

Thanks in advance


It depends on the in-hand LDO design & the acceptable range of transients...
Back to top
LvW



Joined: 07 May 2008
Posts: 799
Helped: 152
Location: Germany


Post26 Aug 2008 19:27   Re: some question about LDO output capacitor

quaternion wrote:

.........................
It depends on the in-hand LDO design & the acceptable range of transients...


And, more than that, it depends on the characteristics of the whole circuit because this capacitor has a strong influence on loop gain frequency response and, thus, on the stability properties of the system.
And remember - very often this cap has to be combined with a small series resistor (sometimes its internal parasitic ESR resistor) because of stability reasons.
Back to top
leebluer



Joined: 20 Apr 2004
Posts: 60
Helped: 2


Post27 Aug 2008 1:51   Re: some question about LDO output capacitor

It seems Cout usually decide the dominant pole of LDO. Thus when little Cout is used, could LDO loop keep stable? In simulation, classic structure is hard to achieve the stability with 0.1uF Cout. Is there any other choice?

[quote="LvW"]
quaternion wrote:

.........................
It depends on the in-hand LDO design & the acceptable range of transients...
Back to top
LvW



Joined: 07 May 2008
Posts: 799
Helped: 152
Location: Germany


Post27 Aug 2008 9:19   Re: some question about LDO output capacitor

Quote: Thus when little Cout is used, could LDO loop keep stable? In simulation, classic structure is hard to achieve the stability with 0.1uF Cout. Is there any other choice?

Another choice is to use an extra compensation circuitry around or in front of the error amplifier.
Back to top
leebluer



Joined: 20 Apr 2004
Posts: 60
Helped: 2


Post28 Aug 2008 3:36   Re: some question about LDO output capacitor

LvW, Thanks a lot.

Would you please explain more about 'use an extra compensation circuitry around or in front of the error amplifier'?

I know nothing about it. And if possible, could recommend some paper or others?

Thanks!

LvW wrote:
Quote: Thus when little Cout is used, could LDO loop keep stable? In simulation, classic structure is hard to achieve the stability with 0.1uF Cout. Is there any other choice?

Another choice is to use an extra compensation circuitry around or in front of the error amplifier.
Back to top
ashish_chauhan



Joined: 02 Sep 2007
Posts: 233
Helped: 37


Post28 Aug 2008 4:48   Re: some question about LDO output capacitor

The structures which have lower output cap are called internally compensated LDOs. Most of the time in these ldos the second pole(o/p of error amp/buffer)
is made dominant. and care is taken to keep some distance between the o/p pole and second pole.
Back to top
LvW



Joined: 07 May 2008
Posts: 799
Helped: 152
Location: Germany


Post28 Aug 2008 9:10   Re: some question about LDO output capacitor

leebluer wrote:
LvW, Thanks a lot.
Would you please explain more about 'use an extra compensation circuitry around or in front of the error amplifier'?


The aim is to introduce a zero in the loop gain response.
This can be done with the help of an ESR of the output capacitance or by introducing a suitable network at another point within the loop. For example around the error amplifier.
In this context I attach two papers dealing with this subject.
Regards



Sorry, but you need login in to view this attachment

Back to top
ashish_chauhan



Joined: 02 Sep 2007
Posts: 233
Helped: 37


Post28 Aug 2008 9:47   Re: some question about LDO output capacitor

The second one is more appealing .

Thanx LvW.!!
Back to top
quaternion



Joined: 12 Nov 2006
Posts: 201
Helped: 11
Location: Cairo , Egypt


Post30 Aug 2008 12:21   Re: some question about LDO output capacitor

LvW, did you try to implement the idea in the first attached paper ? , I tried to implement it before but I faced problems (same problems I posted in a topic about the inconsistent between transient & stability analysis http://www.edaboard.com/viewtopic.php?t=317350&highlight= ).
Back to top
LvW



Joined: 07 May 2008
Posts: 799
Helped: 152
Location: Germany


Post30 Aug 2008 12:49   Re: some question about LDO output capacitor

quaternion wrote:
LvW, did you try to implement the idea in the first attached paper ?


No, I´m sorry, but I have no practical experience with the circuit you have mentioned.
(I even did not go into details of this paper and the described method).
Back to top
quaternion



Joined: 12 Nov 2006
Posts: 201
Helped: 11
Location: Cairo , Egypt


Post14 Sep 2008 2:14   Re: some question about LDO output capacitor

LvW wrote:
quaternion wrote:
LvW, did you try to implement the idea in the first attached paper ?


No, I´m sorry, but I have no practical experience with the circuit you have mentioned.
(I even did not go into details of this paper and the described method).


I have discovered that it is the same scheme used by imar here: http://www.edaboard.com/ftopic324192-0-asc-0.html


And there I have found a useful discussion about the stability & conditional stability Smile

thanks to LvW & ashish_chauhan.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap