Rules | Recent posts | topic RSS | Search | Register  | Log in

Mismatch parameters for .18 um Mos Technology

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
navid_e80



Joined: 05 Jul 2006
Posts: 1


Post23 Aug 2008 9:12   Mismatch parameters for .18 um Mos Technology

I want Mismatch parameters for .18um MOS technology. can anyone help me?
Back to top
k_90



Joined: 25 Jan 2006
Posts: 114
Helped: 17
Location: Scotland,GB


Post24 Aug 2008 10:32   Re: Mismatch parameters for .18 um Mos Technology

Are you refering to verification tools? normally the tools can be set at 5% tolerance although I always aim for 0% and 0.2% for caps.

When designing layout you dont want anymismatch parameters or are you refering to the fab?
Back to top
mdcui



Joined: 23 Aug 2005
Posts: 95
Helped: 18
Location: China shanghai


Post26 Aug 2008 3:03   Mismatch parameters for .18 um Mos Technology

roughly,
Vt mismatch: 1 sigma = 20mV/sqrt(W*L)
dimension mismatch: 1 sigma = 2%/sqrt(W*L)
Back to top
turtleden



Joined: 15 Sep 2006
Posts: 31


Post27 Aug 2008 7:07   Mismatch parameters for .18 um Mos Technology

Thank you, mdcui.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap