Rules | Recent posts | topic RSS | Search | Register  | Log in

DFT and DFM meaning???

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
imar



Joined: 24 Mar 2008
Posts: 93
Helped: 1


Post21 Aug 2008 10:22   DFT and DFM meaning???

hello freinds!
can any one help me and give me some explanation or links about :
*DFM: Design For Manufacturing
* DFT: Design For Testability.

thanks in advance!
Back to top
ninge



Joined: 10 May 2006
Posts: 28
Helped: 2
Location: Bangalore


Post27 Aug 2008 9:06   Re: DFT and DFM meaning???

DFM: its more related to layout and less related to Circuit Design , but while designing Circuit itself we can consider DFM Issues also....

DFT: it is different from DFM ...it purely related to testing
Back to top
imar



Joined: 24 Mar 2008
Posts: 93
Helped: 1


Post27 Aug 2008 9:25   Re: DFT and DFM meaning???

thanks ninge!
is there any book of tutorial that may help to have a deep knowlege in that field. it seems nice to practice this kind of work either when designing or when achieving Layout. i want to have more information about it?

thanks for your help.
Back to top
Riad KACED



Joined: 15 Aug 2008
Posts: 12
Helped: 1
Location: swindon, UK


Post31 Aug 2008 0:27   Re: DFT and DFM meaning???

http://www.springer.com/engineering/circuits+&+systems/book/978-0-387-30928-6

You've got hundreds of Application notes on the web otherwise.
Back to top
gafsos



Joined: 01 Feb 2006
Posts: 149
Helped: 11
Location: Africa


Post16 Sep 2008 12:40   Re: DFT and DFM meaning???

DFM purpose is to help a given design to be manufactured in volume with maximum yield. Design for Manufacturing = improve robustness versus defectivity and process window.

DFM Principles

1/ Do not use min rules when not necessary
– Find best compromise between all recommendations
– Pay specific attention to repetitive cells
( i.e., lot of instances per product like standard cells and some sub-circuits in
memories …)
– Take care of critical signals
(noise, timings, matching …)
– Most of the gain comes out from small improvements
2/Target homogeneous density for each layer
3/And for all of these, do not increase chip or cell area
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap